
121
FIGURE 29 - ISA CONSECUTIVE READ AND WRITE CYCLES
Control Active to IOCHRDY Low
*Note: Assuming NO WAIT ST = 0 in configuration register and cycle time observed.
**Note: The cycle time is defined only for accesses to the Data Register as follows:
For Data Register Read - From nIORD falling to next nIORD falling
For Data Register Write - From nIOWR rising to next nIOWR rising
Kommentare zu diesen Handbüchern